









| | | |
|--|-----------------------|---|
| Title: <i>Main Schematic</i> | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS |
| Description: | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * | Revision: <i>0.1</i> |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | Sheet <i>1</i> of <i>2</i> |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_ControllerBoard</i> | | |


NTB Interstate University of Applied Sciences of Technology Buchs
 Werdenbergstrasse 4
 9471 Buchs Switzerland



Output: 2.5V max. 3A











Output: 1.2V max. 3A



| | | |
|--|-----------------------|---|
| Title: <i>Power Supply Main PCB</i> | | NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS |
| Description: <i>Power Supply</i> | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * | Revision: <i>0.1</i> |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | Sheet 2 of 2 |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_PowerSupply.Sch</i> | | |

NTB Interstate University of Applied Sciences of Technology Buchs
 Werdenbergstrasse 4
 9471 Buchs Switzerland



| | | | |
|--|----------------|--------------|--|
| Title: * | | | |
| Description: * | | | |
| Name: * | | Checked: * | |
| Size: A4 | Number: * | Revision: * | |
| Date: 28.09.2016 | Time: 16:33:19 | Sheet * of * | |
| File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_AnalogOut.SchDoc | | | |



NTB
INTERSTAATLICHE HOCHSCHULE
FÜR TECHNIK BUCHS

NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland

- V12.0
- V-12.0
- V3.3
- V-1.25_REF
- AGND

- DRV_AOUT**
- A1 → DRV_AOUT.A1
 - A2 → DRV_AOUT.A2
 - A3 → DRV_AOUT.A3
 - A4 → DRV_AOUT.A4
 - A5 → DRV_AOUT.A5
 - A6 → DRV_AOUT.A6
 - A7 → DRV_AOUT.A7
 - A8 → DRV_AOUT.A8

- DRV_AOUT_H**
- AOUT_H_A1 → DRV_AOUT_H.AOUT_H_A1
 - AOUT_H_A2 → DRV_AOUT_H.AOUT_H_A2
 - AOUT_H_A3 → DRV_AOUT_H.AOUT_H_A3
 - AOUT_H_A4 → DRV_AOUT_H.AOUT_H_A4
 - AOUT_H_A5 → DRV_AOUT_H.AOUT_H_A5
 - AOUT_H_A6 → DRV_AOUT_H.AOUT_H_A6
 - AOUT_H_A7 → DRV_AOUT_H.AOUT_H_A7
 - AOUT_H_A8 → DRV_AOUT_H.AOUT_H_A8



| | | | |
|---|-----------------------|--|----------------------|
| Title: <i>Analog Out Level Shifter</i> | | NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS | |
| Description: <i>+/-10V level shifter for analog out</i> | | | |
| Name: <i>A. Kalberer</i> | Checked: * | <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> | |
| Size: <i>A4</i> | Number: * | | Revision: <i>0.1</i> |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_AnalogOutLevelShifter</i> | | | |

DRV_EXT_CON




DRV_EXT_CON

| | |
|-------------|-------------------------|
| ENC_A1 | DRV_EXT_CON.ENC A1 |
| ENC_B1 | DRV_EXT_CON.ENC B1 |
| ENC_A2 | DRV_EXT_CON.ENC A2 |
| ENC_B2 | DRV_EXT_CON.ENC B2 |
| ENC_A3 | DRV_EXT_CON.ENC A3 |
| ENC_B3 | DRV_EXT_CON.ENC B3 |
| ENC_A4 | DRV_EXT_CON.ENC A4 |
| ENC_B4 | DRV_EXT_CON.ENC B4 |
| ENC_A5 | DRV_EXT_CON.ENC A5 |
| ENC_B5 | DRV_EXT_CON.ENC B5 |
| ENC_A6 | DRV_EXT_CON.ENC A6 |
| ENC_B6 | DRV_EXT_CON.ENC B6 |
| ENC_A7 | DRV_EXT_CON.ENC A7 |
| ENC_B7 | DRV_EXT_CON.ENC B7 |
| ENC_A8 | DRV_EXT_CON.ENC A8 |
| ENC_B8 | DRV_EXT_CON.ENC B8 |
| ENABLE_DRV | DRV_EXT_CON.ENABLE DRV |
| READY_DRV_1 | DRV_EXT_CON.READY_DRV_1 |
| READY_DRV_2 | DRV_EXT_CON.READY_DRV_2 |
| READY_DRV_3 | DRV_EXT_CON.READY_DRV_3 |
| READY_DRV_4 | DRV_EXT_CON.READY_DRV_4 |
| READY_DRV_5 | DRV_EXT_CON.READY_DRV_5 |
| READY_DRV_6 | DRV_EXT_CON.READY_DRV_6 |
| READY_DRV_7 | DRV_EXT_CON.READY_DRV_7 |
| READY_DRV_8 | DRV_EXT_CON.READY_DRV_8 |
| PWM_1 | DRV_EXT_CON.PWM 1 |
| PWM_2 | DRV_EXT_CON.PWM 2 |
| PWM_3 | DRV_EXT_CON.PWM 3 |
| PWM_4 | DRV_EXT_CON.PWM 4 |
| PWM_5 | DRV_EXT_CON.PWM 5 |
| PWM_6 | DRV_EXT_CON.PWM 6 |
| PWM_7 | DRV_EXT_CON.PWM 7 |
| PWM_8 | DRV_EXT_CON.PWM 8 |
| IO_1 | DRV_EXT_CON.IO 1 |
| IO_2 | DRV_EXT_CON.IO 2 |
| IO_3 | DRV_EXT_CON.IO 3 |
| IO_4 | DRV_EXT_CON.IO 4 |
| IO_5 | DRV_EXT_CON.IO 5 |
| IO_6 | DRV_EXT_CON.IO 6 |
| IO_7 | DRV_EXT_CON.IO 7 |
| IO_8 | DRV_EXT_CON.IO 8 |


DRV_AOUT_H

DRV_AOUT_H


| | |
|-----------|----------------------|
| AOUT_H_A1 | DRV_AOUT_H.AOUT H A1 |
| AOUT_H_A2 | DRV_AOUT_H.AOUT H A2 |
| AOUT_H_A3 | DRV_AOUT_H.AOUT H A3 |
| AOUT_H_A4 | DRV_AOUT_H.AOUT H A4 |
| AOUT_H_A5 | DRV_AOUT_H.AOUT H A5 |
| AOUT_H_A6 | DRV_AOUT_H.AOUT H A6 |
| AOUT_H_A7 | DRV_AOUT_H.AOUT H A7 |
| AOUT_H_A8 | DRV_AOUT_H.AOUT H A8 |




Header Encoder




Header Enable, Ready



Header AnalogOut



Header PWM



Header IO

| | | | | | |
|--------------|---|----------|----------|-----------|--------|
| Title: | * | | | | |
| Description: | * | | | | |
| Name: | * | Checked: | * | | |
| Size: | A4 | Number: | * | Revision: | * |
| Date: | 28.09.2016 | Time: | 16:33:19 | Sheet | * of * |
| File: | D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_DriveConnector. | | | | |



NTB
 Interstate University of Applied
 Sciences of Technology Buchs
 Werdenbergstrasse 4
 9471 Buchs Switzerland

1

2

3

4

A

A

B


B


C

C

D

D






| | | |
|--|-----------------------|--|
| Title: <i>FPGA Overview</i> | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> |
| Description: | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * | |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA.SchDoc</i> | | |


1


2

3


4





| | | |
|---|--------------------------|--|
| Title: <i>FPGA Clock</i> | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> |
| Description: * | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * Revision: * | |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA_Clk.Sch.D</i> | | |



MSEL[0..2]: Config PS-Mode (0 0 0) see Cyclone IV Handbook page 173









| | | | |
|--|-----------------------|--|--------------|
| Title: <i>FPGA Config</i> | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> | |
| Description: | | | |
| Name: <i>A. Kalberer</i> | Checked: * | | |
| Size: <i>A4</i> | Number: * | | Revision: * |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA_Config.Sch</i> | | | |



| | | | |
|---|-----------------------|---|--|
| Title: <i>FPGA IO</i> | | NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS | |
| Description: * | | NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland | |
| Name: <i>A. Kalberer</i> | Checked: * | | |
| Size: <i>A3</i> | Number: * | Revision: * | |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | Sheet: * of * | |
| File: <i>D:\work\PATHOS\SI\N03_Artworks\Panels\Electronics\ControllerBoardExp_AltiumFiles\PATHOS_FPGA_IO_SchDoc</i> | | | |

V3.3 → V3.3
 DGND → DGND








FPGA EXT











| | |
|-------------|----------------------|
| ENC_A1 | FPGA_EXT_ENC_A1 |
| ENC_B1 | FPGA_EXT_ENC_B1 |
| ENC_A2 | FPGA_EXT_ENC_A2 |
| ENC_B2 | FPGA_EXT_ENC_B2 |
| ENC_A3 | FPGA_EXT_ENC_A3 |
| ENC_B3 | FPGA_EXT_ENC_B3 |
| ENC_A4 | FPGA_EXT_ENC_A4 |
| ENC_B4 | FPGA_EXT_ENC_B4 |
| ENC_A5 | FPGA_EXT_ENC_A5 |
| ENC_B5 | FPGA_EXT_ENC_B5 |
| ENC_A6 | FPGA_EXT_ENC_A6 |
| ENC_B6 | FPGA_EXT_ENC_B6 |
| ENC_A7 | FPGA_EXT_ENC_A7 |
| ENC_B7 | FPGA_EXT_ENC_B7 |
| ENC_A8 | FPGA_EXT_ENC_A8 |
| ENC_B8 | FPGA_EXT_ENC_B8 |
| ENABLE_DRV | FPGA_EXT_ENABLE_DRV |
| READY_DRV_1 | FPGA_EXT_READY_DRV_1 |
| READY_DRV_2 | FPGA_EXT_READY_DRV_2 |
| READY_DRV_3 | FPGA_EXT_READY_DRV_3 |
| READY_DRV_4 | FPGA_EXT_READY_DRV_4 |
| READY_DRV_5 | FPGA_EXT_READY_DRV_5 |
| READY_DRV_6 | FPGA_EXT_READY_DRV_6 |
| READY_DRV_7 | FPGA_EXT_READY_DRV_7 |
| READY_DRV_8 | FPGA_EXT_READY_DRV_8 |
| PWM_1 | FPGA_EXT_PWM_1 |
| PWM_2 | FPGA_EXT_PWM_2 |
| PWM_3 | FPGA_EXT_PWM_3 |
| PWM_4 | FPGA_EXT_PWM_4 |
| PWM_5 | FPGA_EXT_PWM_5 |
| PWM_6 | FPGA_EXT_PWM_6 |
| PWM_7 | FPGA_EXT_PWM_7 |
| PWM_8 | FPGA_EXT_PWM_8 |
| IO_1 | FPGA_EXT_IO_1 |
| IO_2 | FPGA_EXT_IO_2 |
| IO_3 | FPGA_EXT_IO_3 |
| IO_4 | FPGA_EXT_IO_4 |
| IO_5 | FPGA_EXT_IO_5 |
| IO_6 | FPGA_EXT_IO_6 |
| IO_7 | FPGA_EXT_IO_7 |
| IO_8 | FPGA_EXT_IO_8 |


DRV_EXT_CON


| | |
|-------------|-------------------------|
| ENC_A1 | DRV_EXT_CON_ENC_A1 |
| ENC_B1 | DRV_EXT_CON_ENC_B1 |
| ENC_A2 | DRV_EXT_CON_ENC_A2 |
| ENC_B2 | DRV_EXT_CON_ENC_B2 |
| ENC_A3 | DRV_EXT_CON_ENC_A3 |
| ENC_B3 | DRV_EXT_CON_ENC_B3 |
| ENC_A4 | DRV_EXT_CON_ENC_A4 |
| ENC_B4 | DRV_EXT_CON_ENC_B4 |
| ENC_A5 | DRV_EXT_CON_ENC_A5 |
| ENC_B5 | DRV_EXT_CON_ENC_B5 |
| ENC_A6 | DRV_EXT_CON_ENC_A6 |
| ENC_B6 | DRV_EXT_CON_ENC_B6 |
| ENC_A7 | DRV_EXT_CON_ENC_A7 |
| ENC_B7 | DRV_EXT_CON_ENC_B7 |
| ENC_A8 | DRV_EXT_CON_ENC_A8 |
| ENC_B8 | DRV_EXT_CON_ENC_B8 |
| ENABLE_DRV | DRV_EXT_CON_ENABLE_DRV |
| READY_DRV_1 | DRV_EXT_CON_READY_DRV_1 |
| READY_DRV_2 | DRV_EXT_CON_READY_DRV_2 |
| READY_DRV_3 | DRV_EXT_CON_READY_DRV_3 |
| READY_DRV_4 | DRV_EXT_CON_READY_DRV_4 |
| READY_DRV_5 | DRV_EXT_CON_READY_DRV_5 |
| READY_DRV_6 | DRV_EXT_CON_READY_DRV_6 |
| READY_DRV_7 | DRV_EXT_CON_READY_DRV_7 |
| READY_DRV_8 | DRV_EXT_CON_READY_DRV_8 |
| PWM_1 | DRV_EXT_CON_PWM_1 |
| PWM_2 | DRV_EXT_CON_PWM_2 |
| PWM_3 | DRV_EXT_CON_PWM_3 |
| PWM_4 | DRV_EXT_CON_PWM_4 |
| PWM_5 | DRV_EXT_CON_PWM_5 |
| PWM_6 | DRV_EXT_CON_PWM_6 |
| PWM_7 | DRV_EXT_CON_PWM_7 |
| PWM_8 | DRV_EXT_CON_PWM_8 |
| IO_1 | DRV_EXT_CON_IO_1 |
| IO_2 | DRV_EXT_CON_IO_2 |
| IO_3 | DRV_EXT_CON_IO_3 |
| IO_4 | DRV_EXT_CON_IO_4 |
| IO_5 | DRV_EXT_CON_IO_5 |
| IO_6 | DRV_EXT_CON_IO_6 |
| IO_7 | DRV_EXT_CON_IO_7 |
| IO_8 | DRV_EXT_CON_IO_8 |





| | | |
|---|-----------------------|---|
| Title: <i>FPGA SOM Memory Interface</i> | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> |
| Description: * | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * | |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA_MemoryI</i> | | |




| | | |
|--|-----------------------|---|
| Title: <i>FPGA Power</i> | |  NTB INTERSTÄATLICHE HOCHSCHULE FÜR TECHNIK BUCHS <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> |
| Description: | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * | |
| Date: <i>28.09.2016</i> | Time: <i>16:33:19</i> | Revision: * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA_Power.Sc</i> | | |






| | | | |
|--|-----------------------|--|--------------|
| Title: <i>Power Switch Schematic</i> | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS | |
| Description: <i>Power-, Reset-, Recovery-Circuit</i> | | | |
| Name: <i>A. Kalberer</i> | Checked: * | <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> | |
| Size: <i>A4</i> | Number: * | | Revision: * |
| Date: <i>28.09.2016</i> | Time: <i>16:33:20</i> | | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_PowerSwitch.Sch</i> | | | |




| | | |
|---|-----------------------|---|
| Title: <i>SOM Main Schematic</i> | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS |
| Description: | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * | Revision: * |
| Date: <i>28.09.2016</i> | Time: <i>16:33:20</i> | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM.SchDoc</i> | | |





*NTB Interstate University of Applied
Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland*

-  V3.3
-  DGND
-  V5.0
-  CAN_GND




| | | | |
|---|----------------|---|--|
| Title: * | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS | |
| Description: * | | | |
| Name: * | | Checked: * | |
| Size: A4 | Number: * | Revision: * | |
| Date: 28.09.2016 | Time: 16:33:20 | Sheet * of * | |
| File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_CAN_Sch.D | | | |

NTB
 Interstate University of Applied
 Sciences of Technology Buchs
 Werdenbergstrasse 4
 9471 Buchs Switzerland



| | | |
|--|--------------------------|---|
| Title: Ethernet to SOM | | NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> |
| Description: * | | |
| Name: A. Kalberer | Checked: * | |
| Size: A4 | Number: * Revision: * | |
| Date: 28.09.2016 | Time: 16:33:20 | Sheet * of * |
| File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_Ethernet.S | | |








| | |
|--|-----------------------|
| Title: <i>EPS SOM IO</i> | |
| Description: <i>SOM GMI-Bus, FPGA Config</i> | |
| Name: <i>A. Kalberer</i> | Checked: * |
| Size: <i>A3</i> | Number: * |
| Date: <i>28.09.2016</i> | Time: <i>16:33:20</i> |
| File: <i>D:\work\PATHOS\SI\N03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_IO.SchDoc</i> | Sheet * of * |






NTB
 INTERSTAATLICHE HOCHSCHULE
 FÜR TECHNIK BUCHS
 NTB Interstate University of Applied
 Sciences of Technology Buchs
 Werdenbergstrasse 4
 9471 Buchs Switzerland

V3.3 → V3.3

DGND → DGND




| | | |
|--|-----------------------------------|--|
| Title: <i>SOM Power Supply</i> | |  NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> |
| Description: * | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * Revision: <i>0.1</i> | |
| Date: <i>28.09.2016</i> | Time: <i>16:33:20</i> | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_Power.Sch</i> | | |



| | | |
|---|--------------------------|---|
| Title: <i>UART Connectors</i> | | NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS <i>NTB Interstate University of Applied Sciences of Technology Buchs Werdenbergstrasse 4 9471 Buchs Switzerland</i> |
| Description: | | |
| Name: <i>A. Kalberer</i> | Checked: * | |
| Size: <i>A4</i> | Number: * Revision: * | |
| Date: <i>28.09.2016</i> | Time: <i>16:33:20</i> | Sheet * of * |
| File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_UART.Sch</i> | | |

V5.0 → V5.0
 V3.3 → V3.3
 DGND → DGND

R95 and R96 should be only used for testing purpose. If R95 and R96 are used, remove IC6 and R92.



X1C

| | | |
|-----------------------|-----|-------------|
| USBC_P | 143 | USB_2_P |
| USBC_N | 145 | USB_2_N |
| PIN_137/USBC_CABLEDET | 137 | USB_C_DET_S |
| PIN_131/USB_OC | 131 | USB_OC_SF |
| PIN_129/USB_P_EN | 129 | USB_P_EN_S |
| USBH_P | 139 | USB_1_P |
| USBH_N | 141 | USB_1_N |

Colibri - USB
 1473005-1
 3 of 16

Note 12:
 Use as USB Client Only,
 not USB OTG.

| | |
|--|----------------|
| Title: * | |
| Description: * | |
| Name: * | Checked: * |
| Size: A3 | Number: * |
| Date: 28.09.2016 | Time: 16:33:20 |
| File: D:\work\PATHOS\N03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_USB_Sch.Doc | Revision: * |
| Sheet: * of * | |



NTB Interstate University of Applied Sciences of Technology Buchs
 Werdenbergstrasse 4
 9471 Buchs Switzerland

PATHOS ControllerBoard
v2.0 2016-03

